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Abstract
One of the most important considerations for the
current VLSI/SOC design is power, which can be clas-
siﬁed into power analysis and optimization. In this sur-
vey, the main concepts of power optimization including
the sources and policies are introduced.
Among the various approaches, dynamic power
management (DPM), which implies to change devices
states when they are not working at the highest speed
or at their full capacity, is the most eﬃcient one. Our
explanations accompanying the ﬁgures specify the ab-
stract concepts of DPM. This paper brieﬂy surveys both
heuristic and stochastic policies and discusses their ad-
vantages and disadvantages.
1. Introduction
The average power consumption of CMOS can be
modelled with the following equation [5, 23, 24, 4, 28].
Pavg = PDynamic + PStatic (1)
The dominate part of Pavg is the dynamic power,
PDynamic, caused by Pswitching and Pshort−circuit.
Here we emphasize on the minimization of Pswitching
which can be expressed by the following equation:
Pswitching = K · Cout · Vdd · Vswing · f (2)
In most of the cases, Vswing = Vdd, therefore the equa-
tion 2 can be re-written as
Pswithcing ≈ K · Cout · V 2dd · f (3)
From the equation 3, there are four parameters that
we can consider to change [15]. i.e. the node transition
activity factor K, load capacitance Cout, supply voltage
Vdd, and working frequency f .
2. Strategies
2.1. by Sources
As indicated in equation 3, the switching power con-
sumption decreases quadratically with the decrease of
Vdd and decreases linearly with the decrease of the
other parameters. Therefore, there are various ap-
proaches depending on diﬀerent parameters.
Swing voltage Vswing: Because most of the time
Vswing equals to Vdd, most researches concentrate on
lowering supply voltage, although there are some re-
searches try to decrease the swing voltage from the
range of Vgnd to VddH to the range of Vgnd to VddL
[22].
Supply voltage Vdd: The policies applied on this
parameter including supply shutdown, variable voltage,
and partial shutdown. Because of the diﬀerent fea-
tures of computations that can be either event-driven1
in-nature or continuous 2 in nature, we use diﬀerent
approaches.
For example, we decrease the power consumption
of an event-driven system by system shutdown when
it is at inactivity periods, and reduce the power con-
sumption of a continuous system by scaling the supply
voltage according to the characteristic of unbalancing
workload. The concerns of the shut down strategies are
”how” and ”when” to apply. While the ﬁrst issue can
be done by either stop the clock or switch oﬀ the sup-
ply voltage, the second one has to concern more compli-
cated problems. On the other hand, though the scaling
of supply voltage helps continuous system to minimize
the power consumption, there are some overheads due
to the increase of Td, the CMOS circuit delay. In order
to solve this problem, some researches use higher sup-
1Event-driven means the computation activities are triggered
by external events [5]
2Continuous means the continuous computation e.g. the ap-
plications in speech coding [5].
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ply voltage in the critical path and use lower voltage in
others so that the system can ﬁnish the works within
given time while save the power consumed during the
process [31, 6, 7, 14, 32, 10, 11].
Eﬀective capacitance Ceff=K · Cout: There are
some approaches try to lower the eﬀective capacitance
Ceff by lowering the transitions parameter K, or min-
imizing the load capacitor Cout. Lowering the switch-
ing activities of the capacitors in a system can be
achieved by restructuring the computation, communi-
cation, memory storage and hierarchy, and changing
the data encoding, etc. [30].
Clock frequency f : The observation that reduc-
ing the clock frequency can decrease power dissipation
is very intuitive, but it also implies the working time is
extended i.e. the performance is inﬂuenced. The tech-
niques such as clock gating, variable frequency, and
clock generator shutdown all belong to this approach.
Further discussion can be found in [5, 20].
2.2. Power management
In general, there are two groups of power minimiza-
tion techniques, static and dynamic [17]. The former
is applied during the design time and the latter man-
ages to save the power consumption by scheduling the
runtime behavior. As the policy dynamically changes
the system’s states, we call them Dynamic power man-
agement approaches, (DPM).
The basic assumption of DPM is, though the sys-
tems are designed to be able to work at peak state,
most of the time they are not working at their full ca-
pacity [3]. As a result, DPM could save the power con-
sumption by selectively placing components into low
power consumption states such as idle or sleep [30, 29].
Prediction accuracy and power savings are the two cri-
teria used to assess if the policy is appropriate or not.
The heart of DPM is power manager (PM) which does
not have a ﬁxed shape. PM is an abstract idea exists
in the system; it can be implemented in either software
or hardware. In software, it can be applied on Oper-
ating System (OS) or written in hardware description
language; in hardware, it can be applied to a circuit
module or a chip [3].
3. DPM techniques
The basic idea of DPM is that, since the workload
of a system is usually not constant, therefore, if we can
predict its status then we can reduce the power dissipa-
tion by some means[1]. Though leave the device ”ON”
when there is no workload wastes power, simply shut-
ting oﬀ components as soon as they are not used might
be counter productive as illustrated in ﬁgure 1. This
occurs when the system needs the idled components
again within very short time. It is due to the fact that
it takes time to recover their states and sometimes the
power saved is less than the power consumed during
states transitions[3, 17].
The concept of break-even time, i.e. the minimum
length of idle time to achieve power saving [17], plays
an important role here. If we do not consider the draw-
back of wake-up delay but only see from the energy
point of view, the system should shutdown only when
idle period t is longer than Tbe. Equation 4 explains
the origin of Tbe.
Pw · t ≥ Esd + Ewu + Ps · (t− Tsd − Twu)
t ≥ Esd + Ewu − Ps · (Tsd + Twu)
Pw − Ps
Tbe =
Esd + Ewu − Ps · (Tsd + Twu)
Pw − Ps
(4)
In short, because of the latency penalty for wake-up,
Pw
idle
sleeping
Esd
active
Ps
TwuTsd Tbe
power
working
working working Ewu
Pw: working power
Ps : sleeping power
Tsd : shutdown delay
Twu: wake up delay
Tbe : break even time
Esd : shutdown energy consumption
Ewu : wake up energy consumption
time
Figure 1. Break-even time
system should only be shutdown when t ≥ Tbe. For
same idle time, longer break-even time Tbe means less
power saving due to the overhead for recovering state
[1].
3.1. Heuristic policies
”When to shutdown” is the concern of heuristic poli-
cies [5], which can be classiﬁed into time-out and pre-
dictive approaches.
3.1.1. Timeout techniques
The time-out policies can be either adaptive or non-
adaptive[27, 26]. In general, both policies change the
system into idle state after the system is not perform-
ing any task for a period of time Tpre. In non-adaptive
technique, Tpre is ﬁxed, so it is also called ﬁxed time-
out policy. It is the simplest DPM policy [18] that uses
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a time out value and assumes the system will continue
to be idle for at least the break-even time after idle
for the time out period [17], see ﬁgure 2. In the adap-
tive approach, Tpre can be adjusted by using the recent
computation history to predict if the idle time will be
longer than the break-even time or not.
Both adaptive and non-adaptive time-out techniques
have two main disadvantages, one is the prediction
must be accurate or it will lose rather than save power,
and the other one is that there is still some power con-
tinuously dissipated during the waiting period [13, 1].
This method works when the idle time is long in aver-
age but does not perform very well on the other way
round [13].
Tto
activeidle
time
Pw
sleeping
TwuTsd
Tto : fixed timeout
power
Ps workingworking
Ewu
Esd
Figure 2. Fixed time-out
3.1.2. Predictive techniques
In stead of waiting for a ﬁxed time period as time-out
policies, the predictive techniques force the power state
changes into low-power state as soon as it is predicted
to stay idle for longer than break-even time, Tbe [30].
Some policies try to avoid the waiting time of waking
up as in ﬁxed time-out policies by using prediction of
the workloads [13], see ﬁgure 3.
However, from ﬁgure 4 we can see wrong predic-
tions still waste power which might happen either when
the component is forced to transit into idle too late or
wake up too early [17]. Therefore, in order to avoid
the overhead due to the wrong prediction, it becomes
necessary to improve the hit ratio and reduce the delay
overhead [13].
3.2. Stochastic techniques
In order to guarantee optimal result, there are some
policies using stochastic process to model the the sys-
tem and workload, i.e. the arrival of requests and
Tpred
pre-wakeupforce to enter sleep mode
active
time
sleeping
save the time of waitingTpred : predicted idle period
idle
power
Ps
Pw
TwuTsd
workingworking Esd
Ewu
Figure 3. Predictive policy – correct predic-
tion
waste power
real idle period
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Figure 4. Predictive policy – wrong prediction
device power-state changes [17, 29]. The current ap-
proaches are mostly based on Markov processes, includ-
ing stationary and non-stationary Markov models, dis-
crete time and continuous-time Markov models, semi-
Markov models and time-indexed semi-Markov models.
Comparing to the stationary stochastic policy, the
non-stationary stochastic policy generally has bet-
ter power saving abilities when deal with the non-
stationary wokloads due to its adaptive schemes [17].
The Discrete time Markov models evaluate the system
at periodic time points, so it is not suitable for event-
driven cases. Continuous time Markov models do not
have the periodic limitation of the discrete time mod-
els but they require all the stochastic processes to be
exponential. In order to relax the exponential distribu-
tions requirements, semi-Markov models are proposed,
in which one of the stochastic process needs not to be of
exponential distribution. Time-indexed semi-Markov
models can have multiple non-exponential processes
but it becomes even more complex.
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4. Discussion and conclusion
While many studies focused on the high performance
requirement, low-power system design now gets more
and more attention because of the growing demands
from portable computing and communication devices
[30]. Detailed discussion of power optimization can be
found in [9, 23, 2, 1, 17, 19, 3, 18].
The short discussion of resources of average power
dissipation oﬀers the overview of the concerns of power
management. For systems with diﬀerent characteris-
tics we could apply either shutdown or scheduling tech-
niques which are based on the consideration of supply
voltage Vdd and clock frequency f . To eﬃciently ap-
ply shutdown, scheduling, and state transition, it is
not trivial but complicated. The existing approaches
are numerous and can be generally classiﬁed by the
natures of the methods as heuristic and stochastic ap-
proaches. There is no known ideal solution yet, many
of the methods are data or system dependent and some
are too complex though their dependency are superior
than the others.
This survey only discusses the optimization aspect
but not the other important element, power analysis.
[21, 25, 12, 8, 16] cover the induction of this aspect.
The demand of power management is increasing and
more support in both analysis and optimization are
necessary.
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